<--- Back to Details
First PageDocument Content
Electronic engineering / Soft error / Dynamic random-access memory / ECC memory / 1T-SRAM / Memory scrubbing / RAM parity / Chipkill / Error detection and correction / Computer memory / Computer hardware / Electronics
Date: 2006-01-16 16:26:40
Electronic engineering
Soft error
Dynamic random-access memory
ECC memory
1T-SRAM
Memory scrubbing
RAM parity
Chipkill
Error detection and correction
Computer memory
Computer hardware
Electronics

Add to Reading List

Source URL: www.tezzaron.com

Download Document from Source Website

File Size: 86,43 KB

Share Document on Facebook

Similar Documents

Fault-tolerant computer systems / Error detection and correction / Coding theory / Reliability engineering / Parity bit / Data corruption / RAM parity / Erasure code / Parity / Physics / RAID / Particle physics

Disaster Recovery Codes: Increasing Reliability with Large-Stripe Erasure Correcting Codes Kevin M. Greenan Ethan L. Miller

DocID: 15pED - View Document

Identification / Identifiers / Universal identifiers / Financial regulation / Barcodes / Luhn algorithm / Working memory / RAM parity / International Securities Identification Number / Mind / Memory / Error detection and correction

A Memory Aid for Reduced Cognitive Load in Manually Entered Online Bank Transactions Frode Eika Sandnes Faculty of Technology, Art and Design Oslo and Akershus University College of Applied Sciences

DocID: 11Yt0 - View Document

Digital media / Chipkill / Dynamic random-access memory / RAM parity / Soft error / DIMM / CPU cache / Error detection and correction / DDR3 SDRAM / Computer memory / Computer hardware / Computing

LOT-ECC: LOcalized and Tiered Reliability Mechanisms for Commodity Memory Systems ∗ Aniruddha N. Udipi† † Naveen Muralimanohar‡

DocID: 11V2b - View Document

Computing / Dynamic random-access memory / DDR3 SDRAM / ECC memory / RAM parity / Error detection and correction / Random-access memory / DDR SDRAM / Memory rank / Computer memory / Computer hardware / Digital media

I’M ECC DRAM with integrated error correcting code A Revolutionary Product Family of Error-Correcting Memory for High Availability Applications

DocID: 116bo - View Document