<--- Back to Details
First PageDocument Content
Embedded microprocessors / Instruction set architectures / VIA Nano / Centaur Technology / VIA Technologies / X86 / VIA C7 / CPU cache / Branch predictor / Computer architecture / Computer hardware / Computing
Date: 2008-07-03 04:39:28
Embedded microprocessors
Instruction set architectures
VIA Nano
Centaur Technology
VIA Technologies
X86
VIA C7
CPU cache
Branch predictor
Computer architecture
Computer hardware
Computing

VIA Nano Processor white paper[removed]

Add to Reading List

Source URL: www.via.com.tw

Download Document from Source Website

File Size: 446,57 KB

Share Document on Facebook

Similar Documents

BranchScope: A New Side-Channel Attack on Directional Branch Predictor

DocID: 1tHEI - View Document

Cardiac electrophysiology / Medicine / Circulatory system / Clinical medicine / Cardiac resynchronization therapy / Left bundle branch block / Heart failure / Electrocardiography / CRT / Bundle branch block / QRS complex

T-wave area as an additional predictor of response to cardiac resynchronization therapy. Elien B. Engels MSc.1, Eszter M. Vegh M.D.2, Caroline J.M. van Deursen MD.1, Jagmeet P. Singh M.D. DPhil2, Frits W. Prinzen Ph.D. 1

DocID: 1ranW - View Document

Physics / Prediction / Time series analysis / State functions / Continuum mechanics / Heat transfer / Physical quantities / Temperature / Branch predictor / Autoregressivemoving-average model / Thermodynamic temperature / Forecasting

Utilizing Predictors for Efficient Thermal Management in Multiprocessor SoCs Ayse Kivilcim Coskun† Tajana Simunic Rosing† Kenny C. Gross‡

DocID: 1nwAp - View Document

Computer architecture / Computing / Computer engineering / Central processing unit / Instruction set architectures / Cache / Computer science / Trace Cache / Branch predictor / Microarchitecture / Prefetching / ARM architecture

Profiling and Optimizing Micro-Architecture Bottlenecks on the Hardware Level Francis B. Moreira, Marco A. Z. Alves, Matthias Diener, Philippe O. A. Navaux Israel Koren

DocID: 1m2Ed - View Document

Appears in Proceedings of the 2011 IEEE International Conference on Computer Design (ICCD), Amherst, Massachusetts, OctoberAn Optimized Scaled Neural Branch Predictor Daniel A. Jim´enez Department of Computer Sc

DocID: 1m2C8 - View Document