<--- Back to Details
First PageDocument Content
Integrated circuits / Electronic design / Mathematical optimization / Placement / Physical design / Integrated circuit design / Floorplan / Simulated annealing / Very-large-scale integration / Electronic engineering / Electronic design automation / Electronics
Date: 2013-01-15 21:51:23
Integrated circuits
Electronic design
Mathematical optimization
Placement
Physical design
Integrated circuit design
Floorplan
Simulated annealing
Very-large-scale integration
Electronic engineering
Electronic design automation
Electronics

WSC' 03 Sample Paper

Add to Reading List

Source URL: www.mssanz.org.au

Download Document from Source Website

File Size: 299,06 KB

Share Document on Facebook

Similar Documents

594 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 25, NO. 2, FEBRUARY 2017 Efficient Partial Online Synthesis of Special Instructions for Reconfigurable Processors

DocID: 1v5xl - View Document

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 17, NO. 9, SEPTEMBERMultiplication Acceleration Through Twin Precision Magnus Själander and Per Larsson-Edefors, Senior Member, IEEE

DocID: 1v1MR - View Document

1284 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 15, NO. 11, NOVEMBER 2007 Transactions Briefs Minimum Decoupling Capacitor Insertion in VLSI

DocID: 1tgce - View Document

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 23, NO. 3, MARCHArithmetic-Based Binary-to-RNS Converter Modulo {2n ±k} for jn-Bit Dynamic Range

DocID: 1rRJS - View Document

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 16, NO. 8, AUGUSTCost-Efficient SHA Hardware Accelerators Ricardo Chaves, Student Member, IEEE, Georgi Kuzmanov, Member, IEEE, Leonel Sous

DocID: 1rv8s - View Document