Software Defined Silicon David May Bristol University and XMOS David May

First Page		Document Content
Date: 2007-12-07 16:57:18 Thread Routing Low latency Parallel computing Computer networks Supercomputers Computing Latency Throughput		Software Defined Silicon David May Bristol University and XMOS David May Add to Reading List Source URL: www.cs.bris.ac.uk Download Document from Source Website File Size: 61,85 KB Share Document on Facebook

	Poster: PredicTor: Predicting Fast Circuits For A Faster User Experience in Tor Armon Barton, Mohsen Imani, Matthew Wright, and Jiang Ming I. I NTRODUCTION Tor is a low-latency anonymity system designed for TCPbased appl DocID: 1xVYb - View Document
	Poster: Low-latency blockchain consensus Cristina Basescu Lefteris Kokoris-Kogias Bryan Ford DocID: 1xUwT - View Document
	Low-Latency Routing on Mesh-Like Backbones Nikola Gvozdiev, Stefano Vissicchio, Brad Karp, Mark Handley University College London (UCL) A BSTRACT Early in in the Internet’s history, routing within a single DocID: 1xTQi - View Document
	Proc. of the 17th Int. Conference on Digital Audio Effects (DAFx-14), Erlangen, Germany, September 1-5, 2014 DECLARATIVELY PROGRAMMABLE ULTRA LOW-LATENCY AUDIO EFFECTS PROCESSING ON FPGA Math Verstraelen, Jan Kuper, Ger DocID: 1v5Lg - View Document
	Low-Latency Sliding-Window Aggregation in Worst-Case Constant Time Kanat Tangwongsan Mahidol University International College DocID: 1v5kL - View Document