View Document Preview and Link Document Date: 2014-12-07 06:23:14 Open Document File Size: 885,32 KB Share Result on Facebook
Company AES / VIA CPUs / BT / AMD / GE / Intel / / Currency pence / / Facility Technical University of Denmark / / / IndustryTerm software methods / x86 processors / hash algorithm / / OperatingSystem Linux / Microsoft Windows / GNU / / Organization Technical University of Denmark / / Person Core Intel / Prescott Dothan Yonah Merom Wolfdale / Sandy Bridge Ivy Bridge Haswell / Core Intel Atom / / Position General / / Product Jaguar P5 P5 / / ProgrammingLanguage C++ / / Technology 486 processors / RAM / Linux / VIA processors / scatter prefetch Secure hash algorithm / following microprocessors Processor / operating system / operating systems / x86 processors / pdf / / URL www.agner.org/optimize/testp.zip / www.gnu.org/copyleft/fdl.html / www.agner.org/optimize / / SocialTag 
Introduction 4. Instruction tables Lists of instruction latencies, throughputs and micro-operation breakdowns for Intel, AMD and VIA CPUs