Back to Results
First PageMeta Content
X86 / Addressing mode / Instruction set / Reduced instruction set computing / ARM architecture / 64-bit / Data structure alignment / Microcode / Central processing unit / Computer architecture / Computing / Instruction set architectures


The RISC-V Instruction Set Manual, Volume I: Base User-Level ISA
Add to Reading List

Document Date: 2011-05-13 18:42:11

Open Document

File Size: 245,54 KB

Share Result on Facebook

/

Facility

FSW store / STORE STORE-FP Load / University of California / Store Instructions RISC-V / /

IndustryTerm

software emulation / access energy / implementation technology / client devices / energy consumption / little-endian systems / little-endian memory systems / functionality not provided by hardware / energy savings / larger systems / x86 systems / energy / /

OperatingSystem

BSD / Android / Microsoft Windows / /

Organization

University of California / ASIC / Krste Asanovi´c CS Division / UC Berkeley / MADD / EECS Department / /

Person

RISC ISA / A. Patterson Krste Asanovi / David A. Patterson / Andrew Waterman Yunsup Lee David / Krste Asanovi / /

Position

author / Major / programmer / /

ProgrammingLanguage

JAL / /

ProvinceOrState

California / /

Technology

FPGA / ASIC / implementation technology / Android / operating system / operating systems / little-endian / /

URL

http /

SocialTag