Vijay

Results: 671



#Item
51

ATCache: Reducing DRAM cache Latency via a Small SRAM Tag Cache Cheng-Chieh Huang Vijay Nagarajan

Add to Reading List

Source URL: homepages.inf.ed.ac.uk

- Date: 2014-06-21 05:07:27
    52

    McVerSi: A Test Generation Framework for Fast Memory Consistency Verification in Simulation Marco Elver Vijay Nagarajan

    Add to Reading List

    Source URL: homepages.inf.ed.ac.uk

    - Date: 2016-01-19 14:36:34
      53

      MP-DASH: Adaptive Video Streaming Over Preference-Aware Multipath Feng Qian∗ Lusheng Ji Vijay Gopalakrishnan ∗

      Add to Reading List

      Source URL: www.research.att.com

      - Date: 2018-03-15 06:22:03
        54

        Superconducting Caps for Quantum Integrated Circuits William O’Brien, Mehrnoosh Vahidpour, Jon Tyler Whyland, Joel Angeles, Jayss Marshall, Diego Scarabelli, Genya Crossman, Kamal Yadav, Yuvraj Mohan, Catvu Bui, Vijay

        Add to Reading List

        Source URL: arxiv.org

        - Date: 2017-08-07 20:23:17
          55

          Visit of Secretary Department of Land Resources Sh. Vijay Madan, IAS to District Jind to review the pilot project on Aadhar enabled Land Record System on 15 OctoberSecy, DoLR Sh. Vijay Madan, IAS, along with Joint

          Add to Reading List

          Source URL: dolr.nic.in

          - Date: 2015-10-26 07:29:33
            56

            DCA: a DRAM-cache-aware DRAM controller Cheng-Chieh Huang Vijay Nagarajan Arpit Joshi

            Add to Reading List

            Source URL: homepages.inf.ed.ac.uk

            - Date: 2016-08-26 05:34:26
              57

              Neither Snow Nor Rain Nor MITMAn Empirical Analysis of Email Delivery Security Zakir Durumeric† David Adrian† Ariana Mirian† James Kasten† Elie Bursztein‡ Nicolas Lidzborski‡ Kurt Thomas‡ Vijay Erant

              Add to Reading List

              Source URL: arianamirian.com

                58

                Masking Boundary Value Coverage: Effectiveness and Efficiency P. Vijay Suman Tukaram Muske September 3rd, 2010

                Add to Reading List

                Source URL: www2010.taicpart.org

                - Date: 2010-09-04 10:21:52
                  59

                  C3D: Mitigating the NUMA Bottleneck via Coherent DRAM Caches Cheng-Chieh Huang Rakesh Kumar Marco Elver Boris Grot Vijay Nagarajan Institute of Computing Systems Architecture University of Edinburgh

                  Add to Reading List

                  Source URL: homepages.inf.ed.ac.uk

                  - Date: 2016-08-29 06:59:07
                    UPDATE