Back to Results
First PageMeta Content
Central processing unit / Computing / Computer engineering / Computer architecture / Parallel computing / Processor register / Inter frame / Vector processor / Video compression / ISO standards


A New Efficient VLSI Architecture for Full Search Block Matching Motion Estimation Nuno Roma and Leonel Sousa Instituto Superior Técnico / INESC-ID, Lisboa, Portugal Abstract:
Add to Reading List

Document Date: 2005-11-28 09:18:28


Open Document

File Size: 129,58 KB

Share Result on Facebook