<--- Back to Details
First PageDocument Content
Embedded systems / Central processing unit / Data transmission / Universal asynchronous receiver/transmitter / Direct memory access / Control register / Conventional PCI / Joint Test Action Group / INT / Computer hardware / Computing / Computer architecture
Date: 2014-01-10 21:10:38
Embedded systems
Central processing unit
Data transmission
Universal asynchronous receiver/transmitter
Direct memory access
Control register
Conventional PCI
Joint Test Action Group
INT
Computer hardware
Computing
Computer architecture

Rad Hard 32-bit SPARC Embedded Processor

Add to Reading List

Source URL: www.atmel.com

Download Document from Source Website

File Size: 2,61 MB

Share Document on Facebook

Similar Documents

IEEE TRANSACTIONS ON INDUSTRIAL INFORMATICS, VOL. 13, NO. 4, AUGUSTA Hierarchical Data Transmission Framework for Industrial Wireless Sensor and Actuator

DocID: 1xTyG - View Document

Data sheet STXM Multifunctional scanning transmission X-ray microscope for fast spectromicroscopy.

DocID: 1vs6L - View Document

SA 19.1: A 10Gb/s Si-Bipolar TX/RX Chipset for Computer Data Transmission Richard C. Walker, Kuo-Chiang Hsieh, Thomas A. Knotts, Chu-Sun Yen Hewlett-Packard Laboratories, Palo Alto, CA With Internet host counts doubling

DocID: 1vk6Z - View Document

Experimental data on the reflection and transmission spectral response of photocathodes R. J. Brooks, J. R. Howorth, K. McGarry and J. R. Powell Photek Limited, 26 Castleham Road, St Leonards on Sea, East Sussex, TN38 9N

DocID: 1v9jJ - View Document

Eurexpress II Overview of image and data production and transmission Max Planck Institute of Experimental Endocrinology, Hannover Axel Visel, Markus Uhr, Feb. 2005

DocID: 1v5LU - View Document