<--- Back to Details
First PageDocument Content
Central processing unit / Vector processor / SIMD / MD5 / Cell / X86 / SSE2 / Instruction set / Computer architecture / Computing / Parallel computing
Date: 2014-12-16 19:06:27
Central processing unit
Vector processor
SIMD
MD5
Cell
X86
SSE2
Instruction set
Computer architecture
Computing
Parallel computing

Add to Reading List

Source URL: www.blackhat.com

Download Document from Source Website

File Size: 207,90 KB

Share Document on Facebook

Similar Documents

Concurrent computing / Parallel computing / Computing / Computer architecture / Cluster computing / Fault-tolerant computer systems / Computer cluster / Supercomputer / Scalability / Data-intensive computing / High-availability cluster / MOSIX

IEEE COMPUTER ARCHITECTURE LETTERS, VOL. 11, NO. 2, JULY-DECEMBERIncluding Variability in Large-Scale Cluster Power Models

DocID: 1xUHZ - View Document

Artificial neural networks / Computational neuroscience / Applied mathematics / Neuroscience / Cybernetics / Computational statistics / Market research / Deep learning / Heart rate variability / Emotion recognition / Recurrent neural network / Affective computing

Calibrating the Classifier: Siamese Neural Network Architecture for End-to-End Arousal Recognition from ECG Andrea Patan`e and Marta Kwiatkowska Department of Computer Science, University of Oxford

DocID: 1xTaw - View Document

CALL FOR WORKSHOPS AND TUTORIAL PROPOSALS HPCA 2018 24th IEEE International Symposium on HighPerformance Computer Architecture GENERAL CHAIR Michael Gschwind, IBM TJ Watson

DocID: 1vpZy - View Document

Call for Papers 2014 Annual Conference of Advanced Computer Architecture (Shenyang, China) (http://aca2014.tcarch.org) In order to promote the development of information technology and strengthen academic exchanges, the

DocID: 1vpbt - View Document

Siamese Network: Architecture and Applications in Computer Vision Tech Report Dec 30, 2014 Hengliang Luo

DocID: 1vp5V - View Document