<--- Back to Details
First PageDocument Content
Intel / Context switch / Non-maskable interrupt / Unix signal / Programmable Interrupt Controller / INT / Event / Interrupt latency / Interrupt priority level / Computer architecture / Interrupts / Interrupt
Date: 2011-07-06 15:27:44
Intel
Context switch
Non-maskable interrupt
Unix signal
Programmable Interrupt Controller
INT
Event
Interrupt latency
Interrupt priority level
Computer architecture
Interrupts
Interrupt

Add to Reading List

Source URL: linux.linti.unlp.edu.ar

Download Document from Source Website

File Size: 416,94 KB

Share Document on Facebook

Similar Documents

AUTUMN RAIN First rain of autumn Drumming on our Hondo’s roof Interrupts the chant. WINTER FOG

DocID: 1ug6C - View Document

PDP-11 Interrupts: Variations On A Theme Bob Supnik, 03-Febrevised 20-FebSummary Despite the presence of documented standards and example implementations, PDP-11 devices showed significant variability in im

DocID: 1tYq6 - View Document

Exploring Interrupts and Cache Coherence Using Ide Ike Antkaretoo International Institute of Technology United Slates of Earth

DocID: 1sDcs - View Document

Analyzing Interrupts and Information Retrieval Systems Using Begohm Ike Antkare International Institute of Technology United Slates of Earth

DocID: 1rXPc - View Document

Decoupling Digital-to-Analog Converters from Interrupts in Hash Tables Ike Antkare International Institute of Technology United Slates of Earth

DocID: 1rFMq - View Document