<--- Back to Details
First PageDocument Content
Propulsion / Ion thruster / Power processing unit / Xenon / Specific impulse / NEAR Shoemaker / Spacecraft propulsion / Aerospace engineering / Spacecraft
Date: 2014-08-08 21:37:48
Propulsion
Ion thruster
Power processing unit
Xenon
Specific impulse
NEAR Shoemaker
Spacecraft propulsion
Aerospace engineering
Spacecraft

ElectricPropulsionforScienceMissions_2014

Add to Reading List

Source URL: www.lpi.usra.edu

Download Document from Source Website

File Size: 2,01 MB

Share Document on Facebook

Similar Documents

Computing / Computer architecture / Computer engineering / Embedded microprocessors / Instruction set architectures / EnSilica / ESi-RISC / Central processing unit / JTAG / ARC / 16-bit / Reduced instruction set computing

eSi-1600 – 16-bit, low-cost & low-power CPU EnSilica’s eSi-1600 CPU IP core is an extremely small, low-cost and low-power processor ideal for integration into ASIC and/or FPGA designs. It offers similar performance t

DocID: 1qANV - View Document

Computing / Computer hardware / Computer architecture / Central processing unit / Electric power / Microprocessors / Computer performance / Clock signal / Benchmark / Standard Performance Evaluation Corporation / CPU power dissipation / CPU cache

Power and Energy Code Profiling in Pharo Alexandre Bergel Pleiad Lab, DCC, University of Chile Abstract

DocID: 1qhjF - View Document

Energy conservation / Central processing unit / Computing / Electromagnetism / Dynamic voltage scaling / Voltage / Computer engineering / Electric power / Frequency scaling / Power management / CPU power dissipation

SIMGREEN 101 Energize your publications with SIMGRID Power-up (or down) your application with SIMGRID Da SimGrid Team June 11, 2015

DocID: 1qgpO - View Document

Computer architecture / Computing / Computer engineering / Instruction set architectures / Power Architecture / Classes of computers / Central processing unit / PowerPC / Machine state register / 64-bit computing / Reduced instruction set computing / Addressing mode

ChapterIntroduction

DocID: 1qb2G - View Document

Computer architecture / Computing / Computer engineering / Concurrent computing / Central processing unit / Thread / Scheduling / Kernel / Roofline model / CPU cache / Multi-core processor / ARC

Monitoring Performance and Power for Application Characterization with the Cache-aware Roofline Model Diogo Ant˜ao, Lu´ıs Tani¸ca, Aleksandar Ilic, Frederico Pratas, Pedro Tom´as, and Leonel Sousa INESC-ID / Institu

DocID: 1q2nA - View Document