sutherland-hdl_workshops.fm

First Page		Document Content
Date: 2012-11-02 18:47:30 Hardware description languages Logic in computer science SystemVerilog Verilog E Formal verification Verification Synopsys Assertion Electronic engineering Electronic design automation Hardware verification languages		sutherland-hdl_workshops.fm Add to Reading List Source URL: www.sutherland-hdl.com Download Document from Source Website File Size: 24,37 KB Share Document on Facebook

	LIPIcs Leibniz International Proceedings in Informatics Verification and Refutation of∗ Probabilistic Specifications via Games DocID: 1xW2u - View Document
	Multi-objective discounted reward verification in graphs and MDPs Krishnendu Chatterjee1 , Vojtˇech Forejt2 , and Dominik Wojtczak3 1 2 DocID: 1xW0D - View Document
	What is a Trace? A Runtime Verification Perspective Giles Reger1 1 2 DocID: 1xW0i - View Document
	Quantitative Verification and Strategy Synthesis for Stochastic Games M´aria Svoreˇnov´a and Marta Kwiatkowska Abstract— Design and control of computer systems that operate in uncertain, competitive or adversarial, DocID: 1xVYM - View Document
	Reasoning about Resource-bounded Agents Natasha Alechina joint work with Brian Logan, Hoang Nga Nguyen, Franco Raimondi, Nils Bulling Agent Verification Workshop DocID: 1xVYq - View Document