First Page | Document Content | |
---|---|---|
![]() Date: 2007-05-02 12:25:23Computing Synchronous dynamic random-access memory DDR2 SDRAM Dynamic random-access memory DIMM DQS CAS latency Memory controller Double data rate Computer memory Computer hardware SDRAM | Source URL: download.micron.comDownload Document from Source WebsiteFile Size: 282,59 KBShare Document on Facebook |