Back to Results
First PageMeta Content
Computer hardware / Computer memory / Parallel computing / CPU cache / Cache / Central processing unit / Memory coherence / Cell / Bus sniffing / Cache coherency / Computing / Computer architecture


Modelling and Validation of Shared Memory Coherency Protocols Abstract We present an analytical model of a cache coherent shared-memory multiprocessor and compare the results obtained with those from an execution-driven
Add to Reading List

Document Date: 2011-11-14 07:29:11

Open Document

File Size: 312,98 KB

Share Result on Facebook
UPDATE