Back to Results
First PageMeta Content
Logic design / Hardware description languages / SystemVerilog / Verilog / SPICE / Netlist / Logic simulation / Simucad / Electronic engineering / Electronic design automation / Digital electronics


Technical Backgrounder CustomExplorer Ultra Automated Regression for Mixed-Signal Verification April 2011
Add to Reading List

Document Date: 2014-11-07 14:40:27

Open Document

File Size: 635,38 KB

Share Result on Facebook

City

Schematic / /

Company

Synopsys Inc. / CustomExplorer Ultra / /

Country

United States / /

IndustryTerm

equation-based post-processing / netlist-based verification regression management / verification solution / verification applications / netlist-driven solution / mixed-signal simulation solution / regression management / mixed-signal simulation solutions / /

Person

Duncan McDonald / /

Position

Author / verification engineer / Product Marketing Manager / Analog/ Mixed-Signal Group / /

Product

CustomSim / /

ProgrammingLanguage

Perl / Python / Verilog / /

Technology

ADC / Perl / Verilog / simulation / DSP / programmable Waveform Compare technology / 10 Runs VReg3 Processor / /

URL

www.synopsys.com / http /

SocialTag