Analog Micropipeline Rings for High Precision Timing Scott Fairbanks Cambridge University Abstract I use asynchronous FIFO stages that are connected in - Scott Gates - Document - PDFSEARCH.IO

First Page	Meta Content
	Analog Micropipeline Rings for High Precision Timing Scott Fairbanks Cambridge University Abstract I use asynchronous FIFO stages that are connected in Add to Reading List Document Date: 2004-06-01 08:01:00 Open Document File Size: 438,27 KB Share Result on Facebook Company Morgan Kaufmann Publishers Inc. / VLSI Systems / / / IndustryTerm clock recovery solution / potential applications / technology roadmap / energy level / lowest energy state / multi-phase clocking solutions / test chip / performance processor / / Organization Cambridge University / S. I. Association / IEEE Computer Society / MIT / / Person Andrew West / D. Harris / Domino / Charles Molnar / David Harris / Scott Fairbanks / Simon Moore / / Position editor / / PublishedMedium Communications of the ACM / / Technology semiconductors / performance processor / simulation / test chip / / SocialTag Logic gates Digital electronics Electronic circuits Integrated circuits Oscillators Flip-flop Inverter Analog-to-digital converter FIFO Electronic engineering

Analog Micropipeline Rings for High Precision Timing Scott Fairbanks Cambridge University Abstract I use asynchronous FIFO stages that are connected inAdd to Reading List