Back to Results
First PageMeta Content
Computer memory / Computer engineering / Cache / Application checkpointing / CPU cache / Microarchitecture / SPARC64 / Memory hierarchy / Runahead / Computer hardware / Computer architecture / Central processing unit


SWICH: A PROTOTYPE FOR EFFICIENT CACHE-LEVEL CHECKPOINTING AND ROLLBACK EXISTING CACHE-LEVEL CHECKPOINTING SCHEMES DO NOT CONTINUOUSLY SUPPORT A LARGE ROLLBACK WINDOW. IMMEDIATELY AFTER A CHECKPOINT, THE NUMBER OF INSTRU
Add to Reading List

Document Date: 2007-05-03 11:36:50


Open Document

File Size: 168,88 KB

Share Result on Facebook
UPDATE