Back to Results
First PageMeta Content
Assembly languages / Central processing unit / X86 architecture / Addressing mode / Memory address / X86 / Pointer / Processor register / Protected mode / Computer architecture / Computing / Instruction set architectures


Architectural Issues < PAGE >1Chapter XX: Architectural Issues $Revision: 2.3 $ $Date: :30:36 $ Linkers and loaders, along with compilers and assemblers, are exquisitely sensitive to the architectural deta
Add to Reading List

Document Date: 1999-06-14 23:31:34

Open Document

File Size: 63,56 KB

Share Result on Facebook

Company

IBM / NOP 1018 03 37 AB / BP / Unisys / Motorola / Intel / /

Currency

USD / /

Facility

Calls store / /

IndustryTerm

later chips / switch-hitting chips / computing / /

OperatingSystem

Unix / MS-DOS / Windows 3.1 / OS/360 / Microsoft Windows / Windows 95 / /

/

Position

spy / manager / Rt / Major / linker writer / /

Technology

Alpha / RAM / Unix / paging system / Paging / operating system / Virtual Memory / RISC chips / operating systems / little-endian / switch-hitting chips / /

SocialTag