Back to Results
First PageMeta Content
EEPROM / Booting / Application software / Read-only memory / Field-programmable gate array / Computing / Microcontrollers / Computer memory / Computer hardware / Non-volatile memory


STEREO-CIT-001.J STEREO SEP LET and SEP Central Flight Software Development Plan
Add to Reading List

Open Document

File Size: 433,76 KB

Share Result on Facebook

Company

SIT SEPT-NS SEPT-E SRAM STEREO SRL / Minimal Instruction Set Computer / Caltech SRL / Caltech Space Radiation Laboratory / ACTEL / SEP Central Software / /

Currency

pence / USD / /

Event

FDA Phase / /

Facility

Caltech Space Radiation Laboratory / Beacon Data Processing / /

IndustryTerm

round-robin software multi-tasking environment / onboard processing / hardware/software / front-end electronics / onboard event processing software / software routines / software modules / onboard data processing / software runs / software requirements / software package / software packages / flight software / system software / energy / /

Organization

Berkeley Space Sciences Laboratory / CCSDS CPU DPU EEPROM ETU GSE HET ICD IDPU IMPACT LET MISC PROM RAM SEP SIT SEPT-NS SEPT-E SRAM STEREO SRL UT VDD Advanced Composition Explorer Application Programming Interface Consultative Committee / Goddard Space Flight Center / /

Person

Bob Palfy / Edward Stone / Andrew Davis Page / Ion Telescope Solar Electron Proton / Davis Page iv / Andrew Davis Page ii / Andrew Davis / Richard Mewaldt / Rick Cook / David Curtis / Alan Cummings / /

Product

54SX72A FPGA / CIT-001 / /

ProgrammingLanguage

J / C / /

Technology

FPGA / Radiation / RAM / API / Random Access / SRAM / Operating System / /

URL

http /

SocialTag