First Page | Document Content | |
---|---|---|
![]() Date: 2013-04-01 16:46:23Xilinx Field-programmable gate array Delay-locked loop Joint Test Action Group Programmable logic device Flip-flop Pull-up resistor Logic level Electronic engineering Electronics Digital electronics | Add to Reading List |
![]() | Phillips Scientific 16 Channel Logic Level TranslatorDocID: 1u2Hk - View Document |
![]() | Sudoku All Sudokus are competely random generated, unique and solvable by logic only (with the exception of level "evil"). 15 8DocID: 1tTzZ - View Document |
![]() | BSS138 N-Channel Logic Level Enhancement Mode Field Effect TransistorDocID: 1tasL - View Document |
![]() | Verified Peephole Optimizations for CompCert Eric Mullen Daryl Zuniga University of Washington, USADocID: 1rsFQ - View Document |
![]() | CANONICAL SUBGROUPS VIA BREUIL-KISIN MODULES FOR p = 2 SHIN HATTORI Abstract. Let p be a rational prime and K/Qp be an extension of complete discrete valuation fields. Let G be a truncated Barsotti-Tate group of level n,DocID: 1rlU2 - View Document |