<--- Back to Details
First PageDocument Content
Xilinx / Field-programmable gate array / Delay-locked loop / Joint Test Action Group / Programmable logic device / Flip-flop / Pull-up resistor / Logic level / Electronic engineering / Electronics / Digital electronics
Date: 2013-04-01 16:46:23
Xilinx
Field-programmable gate array
Delay-locked loop
Joint Test Action Group
Programmable logic device
Flip-flop
Pull-up resistor
Logic level
Electronic engineering
Electronics
Digital electronics

DS003: Virtex&#x2122; 2.5V Field Programmable Gate Arrays (Complete)

Add to Reading List

Source URL: www.xilinx.com

Download Document from Source Website

File Size: 739,20 KB

Share Document on Facebook

Similar Documents

Phillips Scientific 16 Channel Logic Level Translator

DocID: 1u2Hk - View Document

Sudoku All Sudokus are competely random generated, unique and solvable by logic only (with the exception of level "evil"). 15 8

DocID: 1tTzZ - View Document

BSS138 N-Channel Logic Level Enhancement Mode Field Effect Transistor

DocID: 1tasL - View Document

Computing / Software engineering / Software / Compiler optimizations / Programming language implementation / Compiler construction / Formal methods / Logic in computer science / CompCert / Low-level programming language / Peephole optimization / Formal verification

Verified Peephole Optimizations for CompCert Eric Mullen Daryl Zuniga University of Washington, USA

DocID: 1rsFQ - View Document

Algebra / Abstract algebra / Group theory / Algebraic number theory / Galois theory / Frobenius group / Galois module / Order / Free group / Linear temporal logic

CANONICAL SUBGROUPS VIA BREUIL-KISIN MODULES FOR p = 2 SHIN HATTORI Abstract. Let p be a rational prime and K/Qp be an extension of complete discrete valuation fields. Let G be a truncated Barsotti-Tate group of level n,

DocID: 1rlU2 - View Document