<--- Back to Details
First PageDocument Content
Electronic design / Digital electronics / Fault model / Field-programmable gate array / Generic array logic / Fault-tolerant computer system / Update / Logic gate / Programmable logic device / Electronic engineering / Design / Electronic design automation
Date: 2000-08-02 00:52:48
Electronic design
Digital electronics
Fault model
Field-programmable gate array
Generic array logic
Fault-tolerant computer system
Update
Logic gate
Programmable logic device
Electronic engineering
Design
Electronic design automation

Add to Reading List

Source URL: web.cecs.pdx.edu

Download Document from Source Website

File Size: 360,35 KB

Share Document on Facebook

Similar Documents

Algorithm / Mathematical logic / Theoretical computer science / IP / Model checking / Mathematics / Machine learning

Verification of Fault-Tolerant Protocols with Sally Bruno Dutertre, Dejan Jovanovi´c, and Jorge A. Navas Computer Science Laboratory, SRI International Abstract. Sally is a model checker for infinite-state systems that

DocID: 1xVqL - View Document

Algorithm / Mathematical logic / Theoretical computer science / IP / Model checking / Mathematics / Machine learning

Verification of Fault-Tolerant Protocols with Sally Bruno Dutertre, Dejan Jovanovi´c, and Jorge A. Navas Computer Science Laboratory, SRI International Abstract. Sally is a model checker for infinite-state systems that

DocID: 1xUKn - View Document

Model-based Model-based Diagnosis Diagnosis and and Fault Fault Analysis

DocID: 1uNbB - View Document

A Novel Industry Grade Dataset for Fault Prediction based on Model-Driven Developed Automotive Embedded Software Harald Altinger∗ , Sebastian Siegl∗ , Yanja Dajsuren‡ and Franz Wotawa§ ∗ Audi

DocID: 1tRAD - View Document

Journal of Geophysical Research: Solid Earth RESEARCH ARTICLE2017JB014533 Key Points: • A physical model for locked fault asperities that shrink during the

DocID: 1tGnB - View Document