<--- Back to Details
First PageDocument Content
Intel / Context switch / Non-maskable interrupt / Unix signal / Programmable Interrupt Controller / INT / Event / Interrupt latency / Interrupt priority level / Computer architecture / Interrupts / Interrupt
Date: 2011-07-06 15:27:44
Intel
Context switch
Non-maskable interrupt
Unix signal
Programmable Interrupt Controller
INT
Event
Interrupt latency
Interrupt priority level
Computer architecture
Interrupts
Interrupt

Add to Reading List

Source URL: linux.linti.unlp.edu.ar

Download Document from Source Website

File Size: 416,94 KB

Share Document on Facebook

Similar Documents

Java / Real time Java / Real-time computing / Concurrent computing / Control flow / Unix signal / Thread / Computing / Priority queue / Technology

Using the Executor Framework to Implement AEH in the RTSJ MinSeong Kim & Andy Wellings Table of Contents ▶ Role of AEH in the RTSJ

DocID: 1rlqG - View Document

Process / Computing / Computer architecture / Software / Exec / Spawn / Process identifier / Unix signal / Entry point / Job control / Bash / Zombie process

Denison University Excep&onal  Control  Flow:   Signals  and  Nonlocal  Jumps CS-­‐281:  Introduc&on  to  Computer  Systems Instructor:  

DocID: 1qTRS - View Document

Computing / Transaction processing / Concurrency control / Data management / Information science / Databases / Lock / Linearizability / Hash table / File locking / Unix signal / Serializability

SPECIAL SECTION DISTRIBUTED PROGRAMMING IN ARGU!S Argus-a programming language and system developed to support the implementation and execution of distributed programs-provides mechanisms that help programmers cope with

DocID: 1qRyy - View Document

Computing / Computer architecture / Software engineering / Computer errors / Interrupts / Control flow / X86 instructions / Subroutines / Unix signal / General protection fault / Interrupt flag / Interrupt

Chapter 8 Exceptional Control Flow From the time you first apply power to a processor until the time you shut it off, the program counter assumes a sequence of values a0 , a1 , . . . , an−1

DocID: 1qlm8 - View Document