Processor Technology

Results: 642



#Item
1LEAP: Lightweight Deterministic Multi-processor Replay of Concurrent Java Programs Jeff Huang, Peng Liu, and Charles Zhang Department of Computer Science and Engineering The Hong Kong University of Science and Technology

LEAP: Lightweight Deterministic Multi-processor Replay of Concurrent Java Programs Jeff Huang, Peng Liu, and Charles Zhang Department of Computer Science and Engineering The Hong Kong University of Science and Technology

Add to Reading List

Source URL: parasol.tamu.edu

Language: English - Date: 2010-09-08 10:05:48
    2Flits: Pervasive Computing for Processor and Memory Constrained Systems William Majurski, Alden Dima, Mary Laamanen National Institute of Standards and Technology, Gaithersburg MD, USA (william.inajurski,alden.dirna,mary

    Flits: Pervasive Computing for Processor and Memory Constrained Systems William Majurski, Alden Dima, Mary Laamanen National Institute of Standards and Technology, Gaithersburg MD, USA (william.inajurski,alden.dirna,mary

    Add to Reading List

    Source URL: home.iae.nl

    Language: English - Date: 2008-07-18 17:50:27
      3Processor Technology Extended Cassette BASIC on CP/M Users Manual

      Processor Technology Extended Cassette BASIC on CP/M Users Manual

      Add to Reading List

      Source URL: www.sol20.org

      - Date: 2005-09-20 01:29:37
        4

        Processor type : Intel® Pentium 4Processor clock speed : 2.6GHz 2nd level cache : 256KB System memory standard : 128MB maximum expandability : 512MB technology : DDR RAM

        Add to Reading List

        Source URL: gradha.sdf-eu.org

        Language: English - Date: 2005-05-13 09:08:25
          5Building a C-based processor S. Woutersen Software Technology Information Technology & Systems TU Delft December, 2005

          Building a C-based processor S. Woutersen Software Technology Information Technology & Systems TU Delft December, 2005

          Add to Reading List

          Source URL: www.st.ewi.tudelft.nl

          - Date: 2006-03-11 17:03:07
            6Training Session on RuleML Technology Loan Processor Suite: Transforming, Visualizing, and Querying Datalog RuleML Decision Rules

            Training Session on RuleML Technology Loan Processor Suite: Transforming, Visualizing, and Querying Datalog RuleML Decision Rules

            Add to Reading List

            Source URL: www.cs.unb.ca

            - Date: 2013-11-04 13:04:19
              7Optimization of Vertical and Horizontal Beamforming Kernels on the PowerPC G4 Processor with AltiVec Technology Young H. Cho, David Brunke, and Greg E. Allen Applied Research Laboratories: The University of Texas at Aust

              Optimization of Vertical and Horizontal Beamforming Kernels on the PowerPC G4 Processor with AltiVec Technology Young H. Cho, David Brunke, and Greg E. Allen Applied Research Laboratories: The University of Texas at Aust

              Add to Reading List

              Source URL: users.ece.utexas.edu

              - Date: 2000-11-08 19:09:56
                8• Absolute encoders with flange Ø 36 mm / Ø 58 mm • Single-/Multiturnbit) • Ground-breaking technology 32 Bit processor • Very high shaft loading, IP67

                • Absolute encoders with flange Ø 36 mm / Ø 58 mm • Single-/Multiturnbit) • Ground-breaking technology 32 Bit processor • Very high shaft loading, IP67

                Add to Reading List

                Source URL: www.wachendorff-automation.es

                - Date: 2012-11-22 08:17:17
                  9Research work was covered by TV news ETTV Program: Latest Creative Technology The system is running on the UniCore processor, designed and built by National Chung Cheng University.

                  Research work was covered by TV news ETTV Program: Latest Creative Technology The system is running on the UniCore processor, designed and built by National Chung Cheng University.

                  Add to Reading List

                  Source URL: people.cs.nctu.edu.tw

                  - Date: 2010-01-28 10:12:29
                    10Secure AES Implementation on a 32-bit RISC-V Processor Advisor(s): Hannes Groß Institute for Applied Information Processing and Communications (IAIK) Graz University of Technology, Austria

                    Secure AES Implementation on a 32-bit RISC-V Processor Advisor(s): Hannes Groß Institute for Applied Information Processing and Communications (IAIK) Graz University of Technology, Austria

                    Add to Reading List

                    Source URL: www.iaik.tugraz.at

                    - Date: 2016-02-24 05:00:01