Microsoft PowerPoint - pres_extreme09 - Processing Instruction - Document - PDFSEARCH.IO

First Page		Document Content
Date: 2010-12-23 16:59:52 Microprocessors Josep Torrellas Exascale computing Intel Tera-Scale Orders of magnitude FLOPS Central processing unit Instruction set Teraflops Research Chip Computing Computer hardware Electronic engineering		Microsoft PowerPoint - pres_extreme09 Add to Reading List Source URL: iacoma.cs.uiuc.edu Download Document from Source Website File Size: 158,21 KB Share Document on Facebook

	Secure Hierarchy-Aware Cache Replacement Policy (SHARP): Defending Against Cache-Based Side Channel Attacks Mengjia Yan, Bhargava Gopireddy, Thomas Shull, Josep Torrellas University of Illinois at Urbana-Champaign http:/ DocID: 1tNpP - View Document
	ShortCut: Architectural Support for Fast Object Access in Scripting Languages Jiho Choi, Thomas Shull, Maria J. Garzaran, and Josep Torrellas Department of Computer Science University of Illinois at Urbana-Champaign DocID: 1tJUd - View Document
	Sthira: A Formal Approach to Minimize Voltage Guardbands under Variation in Networks-on-Chip for Energy Efficiency Raghavendra Pradyumna Pothukuchi, Amin Ansari,∗ Bhargava Gopireddy, and Josep Torrellas ∗ Qualcomm Re DocID: 1tGUm - View Document
	Xylem: Enhancing Vertical Thermal Conduction in 3D Processor-Memory Stacks Aditya Agrawal, Josep Torrellas and Sachin Idgunji University of Illinois at Urbana Champaign and Nvidia Corporation http://iacoma.cs.uiuc.edu DocID: 1tGlW - View Document
	Record-Replay Architecture as a General Security Framework Yasser Shalabi, Mengjia Yan, Nima Honarmand,† Ruby B. Lee,‡ and Josep Torrellas University of Illinois at Urbana-Champaign http:// Brook U DocID: 1tELM - View Document