Back to Results
First PageMeta Content
Integrated circuits / Electronic design / Parasitic extraction / Signoff / Application-specific integrated circuit / Standard cell / Process corners / Engineering Change Order / Cadence Design Systems / Electronic engineering / Electronic design automation / Electronics


How to Speed Signoff Extraction by 5X with Next-Generation Extraction Tool Tool Contributes to Faster Overall Design Closure By Hitendra Divecha, Cadence Design Systems Parasitic extraction, particularly in the digital
Add to Reading List

Document Date: 2014-07-14 20:06:15

Open Document

File Size: 238,88 KB

Share Result on Facebook

Company

Cadence Design Systems Inc. / TSMC / /

Country

United States / /

IndustryTerm

deterministic solution / double-patterning technology / connectivity applications / wide metal shapes / parasitic extraction tool / 28nm devices / accuracy algorithms / extraction tool / electronics / smart connected devices / parallel technology / computing / embedded field solver technology / place-and-route tools / rules-based extraction tools / metal fill estimation / metal fill / /

OperatingSystem

ECOs / /

Position

engineer / /

Product

Encounter / Quantus / /

ProgrammingLanguage

RC / /

Technology

semiconductor / massively parallel technology / double-patterning technology / accuracy algorithms / embedded field solver technology / simulation / SRAM / PDF / CMP / /

URL

www.cadence.com / www.cadence.com/products/di/quantus_qrc_ / /

SocialTag