<--- Back to Details
First PageDocument Content
StrongARM / Dynamic random-access memory / Synchronous dynamic random-access memory / Computing / Prefetch buffer / Computer memory / Computer hardware / ARM architecture
Date: 2013-07-27 22:48:49
StrongARM
Dynamic random-access memory
Synchronous dynamic random-access memory
Computing
Prefetch buffer
Computer memory
Computer hardware
ARM architecture

StrongARM and Bridges Division RM gA n o Str

Add to Reading List

Source URL: www.hotchips.org

Download Document from Source Website

File Size: 524,00 KB

Share Document on Facebook

Similar Documents

Dynamic random-access memory / Random-access memory / Synchronous dynamic random-access memory / Memory controller / DDR SDRAM / DDR3 SDRAM / Prefetch buffer / 1T-SRAM / Computer memory / Computer hardware / Computing

The  Memory  Hierarchy     Spring  2012   Instructors:     Aykut  &  Erkut  Erdem  

DocID: 1aJcp - View Document

Dynamic random-access memory / Memory controller / Random-access memory / Prefetch buffer / VRAM / Computer memory / Computer hardware / Computing

EN164: Design of Computing Systems Lecture 29: Memory Systems 5 Professor Sherief Reda http://scale.engin.brown.edu Electrical Sciences and Computer Engineering School of Engineering

DocID: 19g4p - View Document

Computer hardware / Computer programming / Central processing unit / Prefetch buffer / Addressing mode / Pointer / Tree traversal / Linked list / Linked data structure / Computing / Computer memory / Data types

Multi-Chain Prefetching: Effective Exploitation of Inter-Chain Memory Parallelism for Pointer-Chasing Codes Nicholas Kohout Intel Corp. Seungryul Choi

DocID: 17YVs - View Document

Concurrent computing / Parallel computing / Concurrency control / Unified Parallel C / Prefetch buffer / Remote direct memory access / Memory barrier / Monitor / Cache / Computing / Computer memory / Software engineering

Automatic Nonblocking Communication for Partitioned Global Address Space Programs Wei-Yu Chen1,2 Dan Bonachea1,2 Costin Iancu2

DocID: 11X2z - View Document

Digital media / DDR3 SDRAM / DIMM / Synchronous dynamic random-access memory / Dynamic random-access memory / DDR SDRAM / CAS latency / DDR2 SDRAM / Prefetch buffer / Computer memory / Computer hardware / Computing

Leveraging Heterogeneity in DRAM Main Memories to Accelerate Critical Word Access ∗ Niladrish Chatterjee‡ ‡ University Manjunath Shevgoor‡ Rajeev Balasubramonian‡

DocID: 11Uu3 - View Document