Back to Results
First PageMeta Content
Electronic design / Integrated circuits / Process design kit / Semiconductor device fabrication / Simucad / Layout Versus Schematic / PCell / Integrated circuit design / Parasitic extraction / Electronic engineering / Electronic design automation / Electronics


00 4025902482215GSA Analog / Mixed Signal Process Design Kit Quality Checklist 00GSA Analog / Mixed Signal Process Design Kit
Add to Reading List

Document Date: 2014-01-22 10:45:15

Open Document

File Size: 996,43 KB

Share Result on Facebook

Company

IBM / Microsemi / IPL / Mentor Graphics / Synopsys / Noise HF / Diodes / SanDisk / TSMC / Agilent / /

/

Facility

foundry PDK / Foundry Process Documents / Foundry Name / Foundry Process Documents Moved / SPICE Model Library / Support Contact Information Foundry / Foundry Process Documents Document Information Document Number / /

IndustryTerm

intentional device / software version / automated method using tool / parasitic extraction tools / Web site URL / manufacturing / software program / same on all hardware / parasitic extraction software program / /

Organization

General Services Administration / /

Person

Cadence Spectre / Thomas Moerth / John Stabenow / Abhijit Gupta / Joerg Doblaski / Marcia McReynolds / Jim Culp / Mohamed Youssef / Aparna Dey / Cadence Linda Fosler / Cadence Harrison Beasley / Cadence John Laughlin / Tom Quan / Karen Bartleson / /

/

Position

Layout Editor / layout designer / layout designer / which completes the PDK / Working Group Manager / circuit designer / / /

ProgrammingLanguage

Tcl / /

Technology

SOA / Title Section Revision Date Bonding Pad Rules Chip / Perl / Simulation / Process Control / /

SocialTag