<--- Back to Details
First PageDocument Content
Network architecture / Arista Networks / Precision Time Protocol / Small form-factor pluggable transceiver / 10 Gigabit Ethernet / Latency / Network switch / Low latency / Network address translation / Ethernet / Computing / OSI protocols
Date: 2012-09-26 14:23:32
Network architecture
Arista Networks
Precision Time Protocol
Small form-factor pluggable transceiver
10 Gigabit Ethernet
Latency
Network switch
Low latency
Network address translation
Ethernet
Computing
OSI protocols

Add to Reading List

Source URL: www.aristanetworks.com

Download Document from Source Website

File Size: 165,41 KB

Share Document on Facebook

Similar Documents

42nd Annual Precise Time and Time Interval (PTTI) Meeting UTC Time Transfer for High Frequency Trading Using IS-95 CDMA Base Station Transmissions and IEEE-1588 Precision Time Protocol Michael D. Korreng

DocID: 1tZ8r - View Document

Metrology / Measurement / Academia / Electromagnetism / Electric power / Standards / Calibration / Phasor measurement unit / IEC 61850 / EURAMET / Precision Time Protocol / Smart grid

Microsoft Word - SRT-g17.docx

DocID: 1rpiT - View Document

Computing / Logic / Linguistics / Network protocols / Data modeling / Database management systems / Precision Time Protocol / Synchronization / Clock signal / Definition / Network Time Protocol / Communist Party of Canada

EUROPEAN PATENT OFFICE U.S. PATENT AND TRADEMARK OFFICE CPC NOTICE OF CHANGES 221 DATE: AUGUST 1, 2016 PROJECT DP0030

DocID: 1qeiE - View Document

IEEE standards / Computing / Engineering / IEEE Standards Association / Institute of Electrical and Electronics Engineers / Phasor measurement unit / Comtrade / Precision Time Protocol / IEEE

NOTICE OF NEW STANDARD PRODUCTS

DocID: 1pUNu - View Document

Synchronization / Network protocols / Clocks / IEEE standards / Routing algorithms / Clock synchronization / Precision Time Protocol / Latency / Routing / Transmission Control Protocol / Computer network / Flooding

Time-of-Flight Aware Time Synchronization for Wireless Embedded Systems Roman Lim, Balz Maag, Lothar Thiele Computer Engineering and Networks Laboratory ETH Zurich, Switzerland

DocID: 1pM1M - View Document