<--- Back to Details
First PageDocument Content
Concurrent computing / Lock / Critical section / Transactional Synchronization Extensions / Mutual exclusion / POSIX Threads / Atom / Thread / Linearizability / Concurrency control / Computing / Concurrency
Date: 2012-08-29 16:20:20
Concurrent computing
Lock
Critical section
Transactional Synchronization Extensions
Mutual exclusion
POSIX Threads
Atom
Thread
Linearizability
Concurrency control
Computing
Concurrency

Add to Reading List

Source URL: halobates.de

Download Document from Source Website

File Size: 132,88 KB

Share Document on Facebook

Similar Documents

Performance Evaluation of Intel Transactional Synchronization Extensions for High-Performance Computing R

DocID: 1tgKV - View Document

Transaction processing / Computing / Data management / Concurrency control / Data / Transactional Synchronization Extensions / Transactional memory / Serializability / Schedule / Time Stamp Counter / Linearizability / Isolation

Safely Accessing Time Stamps in Transactions Stephan Diestelhorst Advanced Micro Devices, Inc. Martin Pohlack

DocID: 1r1Cv - View Document

Computing / Computer architecture / Concurrency control / Software / Transaction processing / Transactional memory / Microkernel / Software transactional memory / Transactional Synchronization Extensions / L4 microkernel family / Rock / Mach

Transactional IPC in Fiasco.OC Can we get the multicore case verified for free? Till Smejkal, Adam Lackorzynski, Benjamin Engel and Marcus Völp Operating Systems Group Technische Universität Dresden, Germany

DocID: 1q4ro - View Document

Concurrency control / Transaction processing / Linearizability / Non-blocking algorithm / Lock / Transactional memory / Compare-and-swap / Software transactional memory / Transactional Synchronization Extensions

High Performance Hardware Transactional Memory does not Equal High Performance Transaction Systems Justin Levandoski (Microsoft) Darko Makreshanski (ETH Zurich) Ryan Stutsman (Utah)

DocID: 1ppnX - View Document

Graph theory / Mathematics / Computing / Concurrency control / Transaction processing / NP-complete problems / Computer memory / Transactional memory / Vertex / Breadth-first search / Graph coloring / Transactional Synchronization Extensions

Accelerating Irregular Computations with Hardware Transactional Memory and Active Messages Maciej Besta Torsten Hoefler

DocID: 1kTZj - View Document