<--- Back to Details
First PageDocument Content
Hardware description languages / VHDL / Latency / Scheduling / Multiprocessing / MIMD / Computer cluster / Low latency / Discrete event simulation / Computing / Parallel computing / Classes of computers
Date: 2015-02-13 17:00:51
Hardware description languages
VHDL
Latency
Scheduling
Multiprocessing
MIMD
Computer cluster
Low latency
Discrete event simulation
Computing
Parallel computing
Classes of computers

Research Statement Philip A. Wilsey 1 Prologue

Add to Reading List

Source URL: www.ece.uc.edu

Download Document from Source Website

File Size: 69,28 KB

Share Document on Facebook

Similar Documents

Computing / Computer memory / Hardware acceleration / Central processing unit / Parallel computing / Computer hardware / Dynamic random-access memory / Computer architecture / Field-programmable gate array

FPGAs as Streaming MIMD Machines for Data Analy9cs James Thomas, Matei Zaharia, Pat Hanrahan CPU/GPU Control Flow Divergence

DocID: 1xVnb - View Document

Parallel computing / Computing / MIMD / SIMD / Connection Machine / Multiprocessing / SPMD

� Implementing GIS Procedures on Parallel Computers : Study A Case

DocID: 1rlls - View Document

Concurrent computing / Parallel computing / Computing / Parallel algorithm / Multi-core processor / MIMD / Supercomputer / Algorithm / Multiprocessing / Automatic parallelization / Data parallelism / Parallel random-access machine

Improving the Performance of Raster GIS: A Comparison of Approaches to Parallelization of Cost Volume Algorithms. Daniel F. Wagner Michael S. Scott Department of Geography

DocID: 1rfOT - View Document

Concurrent computing / Computing / Parallel computing / Supercomputer / Distributed computing / MIMD / Multistage interconnection networks

ISSN No: International Journal & Magazine of Engineering, Technology, Management and Research A Monthly Peer Reviewed Open Access International e-Journal

DocID: 1ragN - View Document

Concurrent computing / Parallel computing / Computing / MIMD / Distributed computing / Multiprocessing / Process management / Supercomputer architecture / Distributed shared memory

PDF Document

DocID: 1qMfe - View Document