First Page | Document Content | |
---|---|---|
Date: 2018-05-18 11:56:24Temporal logic Logic in computer science Model checkers Linear temporal logic Computation tree logic Model checking PAT Synthesis Mathematics | Dissertation Reactive Synthesis: branching logic & parameteri zed systems Ayrat Khalimov Advisor: Roderick BloemAdd to Reading ListSource URL: cgi.csc.liv.ac.ukDownload Document from Source WebsiteFile Size: 1,17 MBShare Document on Facebook |
Proof Certificates for SMT-based Model Checkers for Infinite-state Systems Alain Mebsout Cesare TinelliDocID: 1xVp7 - View Document | |
C OMPETENCE N ETWORK S OFTNET AUSTRIA Testing with model checkers: A survey SNA-TR-2007-P2-04 Gordon Fraser, Franz Wotawa, Paul E. AmmannDocID: 1tn0p - View Document | |
Scalable Computing: Practice and Experience Scientific International Journal for Parallel and Distributed Computing ISSN:DocID: 1rr6u - View Document | |
Combining CSP and B for Specification and Property Verification⋆ Michael Butler1 and Michael Leuschel1,2 1 2DocID: 1r6cA - View Document |