<--- Back to Details
First PageDocument Content
Xilinx / Field-programmable gate array / Delay-locked loop / Joint Test Action Group / Programmable logic device / Flip-flop / Pull-up resistor / Logic level / Electronic engineering / Electronics / Digital electronics
Date: 2013-04-01 16:46:23
Xilinx
Field-programmable gate array
Delay-locked loop
Joint Test Action Group
Programmable logic device
Flip-flop
Pull-up resistor
Logic level
Electronic engineering
Electronics
Digital electronics

DS003: Virtex&#x2122; 2.5V Field Programmable Gate Arrays (Complete)

Add to Reading List

Source URL: www.xilinx.com

Download Document from Source Website

File Size: 739,20 KB

Share Document on Facebook

Similar Documents

FLEX 6000 Programmable Logic Device Family ®

DocID: 1mnCD - View Document

PLD Design Software Programmable Logic Device Design Software OVERVIEW Atmel® offers Programmable Logic Device (PLD) design engineers a wide variety of user-friendly electronic design automation software tools to fulfil

DocID: 1l0a5 - View Document

Reconfigurable computing / Xilinx / System on a chip / Programmable logic device / Application-specific integrated circuit / Field-programmable gate array / Electronic engineering / Electronics / Design

Zynq All Programmable SoC System Architecture Embedded Architect 3 EMBD24000-ILT (v1.0)

DocID: 1gvDq - View Document

Electronic engineering / Programmable logic controller / Programmable logic device / Computer / Input/output / Microcontrollers / Electronic design automation / Electronics manufacturing / Technology / Automation / Electronics

4 CHAPTER FOUR Product Control Options IN THIS CHAPTER

DocID: 1aOG6 - View Document

Field-programmable gate array / Gate array / Programmable logic array / Programmable logic device / Altera / Logic synthesis / Array / Electronic engineering / Design / Electronic design automation

EN164: Design of Computing Systems Lecture 04: Lab Foundations / Programmable logic Professor Sherief Reda http://scale.engin.brown.edu Electrical Sciences and Computer Engineering School of Engineering

DocID: 19XE7 - View Document