<--- Back to Details
| First Page | Document Content | |
|---|---|---|
 Date: 2006-02-28 09:57:20Hardware description languages Logic design Electronic design High-level synthesis Field-programmable gate array Viterbi decoder Semiconductor intellectual property core Convolutional code Viterbi algorithm Electronic engineering Electronic design automation Error detection and correction |
| EE365: Hidden Markov Models Hidden Markov Models The Viterbi Algorithm 1DocID: 1vjvE - View Document |
| How to Calculate P(O) Calculating P(O) Forward Algorithm Backward AlgorithmDocID: 1rsaS - View Document |
| PROBABILISTIC ALGORITHM FOR LIST VITERBI DECODING by Janani KalyanamDocID: 1rlYO - View Document |
| MAUS Goes Iterative Florian Schiel Bavarian Archive for Speech Signals (BAS) c/o Institut f¨ur Phonetik und Sprachliche Kommunikation University of Munich, Schellingstr. 3, 80799 M¨unchen, Germany -muenchDocID: 1r2m3 - View Document |
| ERROR CONTROL TECHNIQUES FOR WIRELESS COMMUNICATION SYSTEMDocID: 1qZdY - View Document |