Understanding and Characterizing Timing Jitter

First Page		Document Content
Date: 2010-03-03 16:02:45 Electronic engineering Data transmission Jitter Deterministic jitter Eye pattern Unit interval Data-dependent jitter Wander Clock recovery Telecommunications engineering Electronics Synchronization		Understanding and Characterizing Timing Jitter Add to Reading List Source URL: www.to-way.com Download Document from Source Website File Size: 2,21 MB Share Document on Facebook

	Clock and Data Recovery for Serial Digital Communication (plus a tutorial on bang-bang Phase-Locked-Loops ) Rick Walker Hewlett-Packard Company DocID: 1v8XJ - View Document
	i AN EFFICIENT I/O AND CLOCK RECOVERY DESIGN FOR TERABIT INTEGRATED CIRCUITS A DISSERTATION DocID: 1v27h - View Document
	An 84-mW 4-Gb/s Clock and Data Recovery Circuit for Serial Link Applications M.-J. Edward Lee1,3, William J. Dally1,3, John W. Poulton2,3, Patrick Chiang1, and Stephen F. Greenwood1 1Stanford 2UNC DocID: 1uvmd - View Document
	Clock and Data Recovery for Serial Digital Communication focusing on bang-bang loop CDR design methodology ISSCC Short Course, FebruaryRick Walker DocID: 1u6lA - View Document
	Pulse Shaping and Clock Data Recovery for Multi -Gigabit Standard Compliant 60 GHz Digital Radio Francesco Barale, Gopal B. Iyer, Bevin G. Perumana, Padmanava Sen, Saikat Sarkar, Arun Rachamadugu, Nicolas Dudebout, Steph DocID: 1tMLj - View Document