<--- Back to Details
First PageDocument Content
Computer architecture / Computing / Computer engineering / Central processing unit / X86 instructions / X86 architecture / Parallel computing / MMX / Streaming SIMD Extensions / SIMD / Processor register / Instruction set
Date: 2005-03-23 22:57:42
Computer architecture
Computing
Computer engineering
Central processing unit
X86 instructions
X86 architecture
Parallel computing
MMX
Streaming SIMD Extensions
SIMD
Processor register
Instruction set

Intel Architecture Software Developer’s Manual Volume 1: Basic Architecture

Add to Reading List

Source URL: www.cs.bu.edu

Download Document from Source Website

File Size: 2,52 MB

Share Document on Facebook

Similar Documents

Computer architecture / Computing / X86 architecture / Interrupts / X86 instructions / Memory management / Interrupt descriptor table / Task state segment / Global Descriptor Table / Interrupt flag / X86 / Interrupt

1 FROM RING3 TO RING0: EXPLOITING THE XEN X86 INSTRUCTION EMULATOR Andrei Vlad Luțaș Bitdefender

DocID: 1r1Bp - View Document

Cryptography / Advanced Encryption Standard / X86 instructions / Rambus / Side-channel attack / AES instruction set / Cryptography Research / Masking / Technology / Computing

Microarchitectures Undo Software Security Measures • To implement secure algorithms, software based cryptography utilizes the ISA through instructions or cryptographic extensions.

DocID: 1qEf4 - View Document

Computer architecture / Computing / Software engineering / Instruction set architectures / X86 instructions / Machine code / NOP / Nothing / DEC Alpha / ALGOL 68 / R0

Megaprocessor -Instruction Set James Newman May 2016

DocID: 1qmTF - View Document

Computing / Computer architecture / Software engineering / Computer errors / Interrupts / Control flow / X86 instructions / Subroutines / Unix signal / General protection fault / Interrupt flag / Interrupt

Chapter 8 Exceptional Control Flow From the time you first apply power to a processor until the time you shut it off, the program counter assumes a sequence of values a0 , a1 , . . . , an−1

DocID: 1qlm8 - View Document

Computing / Computer architecture / Computer engineering / X86 instructions / Intel Corporation / Parallel computing / Xeon Phi / AVX-512 / Intel Core / CPUID / Xeon / Haswell

Knights Landing (KNL): 2nd Generation Intel® Xeon Phi™ Processor Avinash Sodani KNL Chief Architect Senior Principal Engineer, Intel Corp.

DocID: 1qhQ3 - View Document