<--- Back to Details
First PageDocument Content
Software engineering / Central processing unit / SIMD / Infinite loop / Stack / Vector processor / Processor register / Control flow / Data parallelism / Computing / Computer programming / Parallel computing
Date: 2008-04-10 10:33:32
Software engineering
Central processing unit
SIMD
Infinite loop
Stack
Vector processor
Processor register
Control flow
Data parallelism
Computing
Computer programming
Parallel computing

Nicolas Paris Hyperparallel Technologies E cole Polytechnique X-POLEPALAISEAU Cedex FRANCE

Add to Reading List

Source URL: www.cri.ensmp.fr

Download Document from Source Website

File Size: 282,17 KB

Share Document on Facebook

Similar Documents

TOWARD WEBSCALE, RULE-BASED INFERENCE ON THE SEMANTIC WEB VIA DATA PARALLELISM By Jesse Weaver A Thesis Submitted to the Graduate Faculty of Rensselaer Polytechnic Institute

DocID: 1uUG0 - View Document

Efficient Data Race Detection for Async-Finish Parallelism Raghavan Raman Jisheng Zhao Vivek Sarkar

DocID: 1uHwY - View Document

OpenMP Task Parallelism for Faster Genomic Data Processing Nathan T. Weeks Introduction: The Genomics Big Data Problem Genomic sequencing is being leveraged for a wide range of applications such as helping plant breeders

DocID: 1tKze - View Document

Exploiting Vector and Multicore Parallelism for Recursive, Data- and Task-Parallel Programs Bin Ren Sriram Krishnamoorthy

DocID: 1tJmV - View Document

Essential Roles of Exploiting Internal Parallelism of Flash Memory based Solid State Drives in High-Speed Data Processing 1 Feng Chen2∗ Rubao Lee1,2

DocID: 1tE73 - View Document