<--- Back to Details
First PageDocument Content
Instruction set architectures / Central processing unit / IBM System/370 / IBM System/3 / Z/Architecture / IBM System z / IBM ESA/390 / Processor register / Cell / Computing / Computer architecture / Computing platforms
Date: 2012-09-19 02:48:57
Instruction set architectures
Central processing unit
IBM System/370
IBM System/3
Z/Architecture
IBM System z
IBM ESA/390
Processor register
Cell
Computing
Computer architecture
Computing platforms

Add to Reading List

Source URL: publibfi.boulder.ibm.com

Download Document from Source Website

File Size: 517,38 KB

Share Document on Facebook

Similar Documents

OREGON LIQUOR CONTROL COMMISSION Supplemental Form: Processor Processing for Cardholders Registration What is this form? A processor may register for the privilege to receive usable marijuana from a patient or

DocID: 1v0Y0 - View Document

THE DESIGN SPACE OF REGISTER RENAMING TECHNIQUES TO BOOST PROCESSOR AND SYSTEM PERFORMANCE, VIRTUALLY ALL RECENT SUPERSCALARS RENAME REGISTERS. Dezsö Sima

DocID: 1sTOo - View Document

Computer architecture / Computing / Computer engineering / Stack machines / Central processing unit / Instruction set architectures / X86 architecture / Floating point / X87 / Stack / Processor register / X86

CS:APP2e Web Aside ASM:X87: X87-Based Support for Floating Point∗ Randal E. Bryant David R. O’Hallaron June 5, 2012

DocID: 1ru2k - View Document

Concurrency control / Computing / Computer architecture / Computer engineering / Linearizability / Safe semantics / Processor register / Shared register / Atomic semantics

Exercise 11: Counting 1 The goal of this exercise is to understand the consistency properties of the bounded max register implementation from the lecture. a) Show that if one always writes to R< if i < M , regardless of

DocID: 1rr1Z - View Document

Computer architecture / Computing / Computer arithmetic / Computer engineering / Extended precision / Long double / Processor register / X87 / 64-bit computing / Double-precision floating-point format / X86 / IEEE floating point

CS:APP Web Aside DATA:IA32-FP: Intel IA32 Floating-Point Arithmetic∗ Randal E. Bryant David R. O’Hallaron June 5, 2012

DocID: 1rpCG - View Document