<--- Back to Details
First PageDocument Content
Instruction set architectures / IBM System/360 / IBM System/370 / IBM System/3 / IBM System i / IBM / Word / Operating system / Microcode / Computing / Computer architecture / Computing platforms
Date: 2008-05-19 19:28:54
Instruction set architectures
IBM System/360
IBM System/370
IBM System/3
IBM System i
IBM
Word
Operating system
Microcode
Computing
Computer architecture
Computing platforms

Case Study: IBM5 SYSTEM[removed]ARCHITECTURE

Add to Reading List

Source URL: www.cs.tufts.edu

Download Document from Source Website

File Size: 2,72 MB

Share Document on Facebook

Similar Documents

microcode revision guidance March MCU Recommendations The following table provides details of availability for microcode updates currently planned by Intel. Changes since the previous version are

DocID: 1tBmS - View Document

Computing / Central processing unit / Security / Cryptography / Cyberwarfare / Backdoor / Rootkits / Spyware / Computer security / Microcode

Modern Hardware is Complex •  Modern systems built on layers of hardware Tamper Evident Microprocessors

DocID: 1r70j - View Document

Computing / Computer hardware / Computer architecture / Parallel computing / Microprocessors / Central processing unit / Transputer / Supercomputers / David May / Inmos / Microarchitecture / Microcode

OpenTransputer: Reinventing a parallel machine from the past Student: David Keller, Andres Amaya Garcia, Supervisor: Prof. David May, Project Type: Enterprise University of Bristol, Department of Computer Science Introdu

DocID: 1qL7z - View Document

Central processing unit / Microcode / Advanced Micro Devices / X86-64 / Instruction set / Superscalar processor / Microprocessor / Microarchitecture / X86 / Micro-operation / Firmware / Intel Core

Security Analysis of x86 Processor Microcode Daming D. Chen Gail-Joon Ahn Arizona State University

DocID: 1p2Ol - View Document

Parallel computing / Central processing unit / Computer architecture / Instruction set architectures / Microprocessors / CPU cache / Computer architecture simulator / ARM architecture / Multi-core processor / Speedup / Emulator / Microcode

Transformer: A Functional-Driven Cycle-Accurate Multicore Simulator Zhenman Fang1,2 , Qinghao Min2 , Keyong Zhou2 , Yi Lu2 , Yibin Hu2 , Weihua Zhang2 , Haibo Chen3 , Jian Li4 , Binyu Zang2 1 The State Key Lab of ASIC &

DocID: 1mEpy - View Document