<--- Back to Details
First PageDocument Content
Integrated circuits / Mentor Graphics / Cadence Design Systems / Electronic design automation / Integrated circuit design / Hardware description language / Schematic capture / Signal integrity / Synopsys / Electronic engineering / Electronics / Electronic design
Date: 2012-05-30 19:19:09
Integrated circuits
Mentor Graphics
Cadence Design Systems
Electronic design automation
Integrated circuit design
Hardware description language
Schematic capture
Signal integrity
Synopsys
Electronic engineering
Electronics
Electronic design

Add to Reading List

Source URL: s3.mentor.com.s3.amazonaws.com

Download Document from Source Website

File Size: 4,00 MB

Share Document on Facebook

Similar Documents

Hardware Description Language Based on Message Passing and Implicit Pipelining Dmitri Boulytchev Oleg Medvedev

DocID: 1t7dY - View Document

Software engineering / Computing / Hardware description languages / Synchronous programming languages / SIGNAL / Esterel / Real-time computing / Actor model / Model checking / Component-based software engineering / Modeling and Analysis of Real Time and Embedded systems / Reo Coordination Language

Building Models of Real-Time Systems from Application Software JOSEPH SIFAKIS, STAVROS TRIPAKIS, ASSOCIATE MEMBER, IEEE, AND SERGIO YOVINE Invited Paper We present a methodology for building timed models of real-time

DocID: 1qG6E - View Document

Computer architecture / Computing / Computer engineering / Instruction set architectures / Central processing unit / Simulation software / LISA / Instruction set / Assembly language / ARM architecture / Hardware description language / Computer

Electronic Communications of the EASST VolumeProceedings of the Workshop on OCL and Textual Modelling (OCL 2011)

DocID: 1qBhy - View Document

Software engineering / Computer programming / Computing / Subroutines / Electronic design automation / Compiler construction / Programming language implementation / Theoretical computer science / High-level synthesis / Recursion / Compiler / Inline expansion

Software Tools for Technology Transfer manuscript No. (will be inserted by the editor) Higher-Level Techniques for Hardware Description and Synthesis Alan Mycroft, Richard Sharp

DocID: 1quSj - View Document

Computer networking / P4 / Field-programmable gate array / Packet processing / Hardware description language / Xilinx / Network interface controller / Domain-specific language / Verilog

P4FPGA: High Level Synthesis for Networking Han Wang, Ki Suh Lee, Vishal Shrivastav, Hakim Weatherspoon Cornell University 1 Introduction

DocID: 1p9Lu - View Document