Development and Evaluation of LAV: an SMT-Based Error Finding Platform? System Description Milena Vujoˇsevi´c-Janiˇci´c1 and Viktor Kuncak2 1

First Page		Document Content
Date: 2011-11-18 09:02:21 Control flow Constraint programming Electronic design automation Logic in computer science Satisfiability Modulo Theories LLVM For loop C Static single assignment form Computing Software engineering Computer programming		Development and Evaluation of LAV: an SMT-Based Error Finding Platform? System Description Milena Vujoˇsevi´c-Janiˇci´c1 and Viktor Kuncak2 1 Add to Reading List Source URL: lara.epfl.ch Download Document from Source Website File Size: 349,33 KB Share Document on Facebook

	Satisfiability Modulo Theories Competition (SMT-COMP) 2014: Rules and Procedures David R. Cok GrammaTech, Inc. Ithaca, NY (USA) DocID: 1xVTO - View Document
	10th International Satisfiability Modulo Theories Competition (SMT-COMP 2015): Rules and Procedures Sylvain Conchon Paris-Sud University France DocID: 1xVRN - View Document
	13th International Satisfiability Modulo Theories Competition (SMT-COMP 2018): Rules and Procedures Matthias Heizmann University of Freiburg Germany DocID: 1xVxR - View Document
	Challenges in Satisfiability Modulo Theories Robert Nieuwenhuis, Albert Oliveras, Enric Rodr´ıguez-Carbonell, and Albert Rubio? Abstract. Here we give a short overview of the DPLL(T ) approach to Satisfiability Modulo DocID: 1xVwT - View Document
	11th International Satisfiability Modulo Theories Competition (SMT-COMP 2016): Rules and Procedures Sylvain Conchon Paris-Sud University France DocID: 1xVsn - View Document