Back to Results
First PageMeta Content
Information / Data / Network protocols / Data transmission / Cyclic redundancy check / Error detection and correction / Header Error Control / High-Level Data Link Control / Bit error rate / Binary arithmetic / Computing / Finite fields


SINGLE BIT ERROR CORRECTION IMPLEMENTATION IN CRC-16 ON FPGA Sunil Shukla, Neil W. Bergmann
Add to Reading List

Document Date: 2006-12-15 02:28:10

Open Document

File Size: 234,74 KB

Share Result on Facebook
UPDATE