| Document Date: 2004-01-17 03:32:10 Open Document File Size: 869,15 KBShare Result on Facebook
City Houston / / Company IBM / Norton / / / Event Reorganization / / Facility store (&L->tail / University of Rochester / Rice University / / IndustryTerm interconnection network / word processor / barrier algorithm / unblocked processor / it|the processor / software approaches / parallel operating systems / multistage networks / memory bank / synchronization hardware / cache hardware / Early algorithms / multistage interconnection networks / cient synchronization algorithms / barrier algorithms / processor-memory interconnection network / Internet address / busy-wait synchronization algorithms / software techniques / dataparallel algorithms / busy-waiting algorithms / rst processor / processor/memory interconnection network / / OperatingSystem Sequent / / Organization Center for Research / National Science Foundation / University of Rochester / Rochester / Rice University / Computer Science Department / / Position word processor / / ProvinceOrState Texas / New York / / Technology barrier algorithms / three processors / one word processor / six processors / one processor / busy-wait synchronization algorithms / waiting processor / similarly unblocked processor / busy-waiting algorithms / 1 Algorithm / it|the processor / caching / cient synchronization algorithms / barrier algorithm / operating system / shared memory / dataparallel algorithms / operating systems / rst processor / PDF / waiting processors / /
SocialTag |