<--- Back to Details
First PageDocument Content
Field-programmable gate array / Digital signal processor / Signal processor / Electronics / Electrical engineering / Electronic engineering / Digital signal processing / Centre for the Development of Industrial Technology
Date: 2012-09-25 07:19:35
Field-programmable gate array
Digital signal processor
Signal processor
Electronics
Electrical engineering
Electronic engineering
Digital signal processing
Centre for the Development of Industrial Technology

7th FRAMEWORK PROGRAMME: SPACE FP7-SPACEPARTNER(S) SEARCH FORM CONTACT DETAILS Organization

Add to Reading List

Source URL: www.rtd.si

Download Document from Source Website

File Size: 133,70 KB

Share Document on Facebook

Similar Documents

IQ2 RECEIVER SIGNAL PROCESSOR The most innovative integrated receiver/signal processor configuration on the market.

DocID: 1rPbt - View Document

Digital Signal Processor APV8016 MADE IN JAPAN 入力16CH 100MHz 14bit-ADC 高分解能デジタル信号処理

DocID: 1rJ01 - View Document

Computing / Parallel computing / Computer architecture / Manycore processors / Digital signal processing / Microprocessors / Massively parallel processor array / Multi-core processor / Xeon Phi / Massively parallel / Digital signal processor / Very long instruction word

® Kalray MPPA Massively Parallel Processor Array Revisiting DSP Acceleration with the Kalray MPPA Manycore Processor Benoît Dupont de Dinechin, CTO

DocID: 1rkhA - View Document

Electromagnetism / Electronic engineering / Electronics / Digital electronics / Logic families / Computer memory / Integrated circuits / Adiabatic circuit / Energy conservation / CMOS / Dynamic voltage scaling / Dynamic logic

IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 42, NO. 11, NOVEMBERGMACS/mW Resonant Adiabatic Mixed-Signal Processor Array for

DocID: 1qKU0 - View Document

Computing / Concurrent computing / Parallel computing / Computer architecture / GPGPU / Graphics hardware / Video cards / Digital signal processing / Graphics processing unit / Algorithm / Multi-core processor / CUDA

Performance Analysis and Acceleration of Explicit Integration for Large Kinetic Networks using Batched GPU Computations Azzam Haidar∗ , Benjamin Brock∗† , Stanimire Tomov∗ , Michael Guidry∗† , Jay Jay Billing

DocID: 1qwnw - View Document