<--- Back to Details
First PageDocument Content
Electronics / I²C / Serial Peripheral Interface Bus / 1-Wire / Intel MCS-51 / Synchronous Serial Interface / EEPROM / Chip select / Serial communication / Microcontrollers / Computer hardware / OSI protocols
Date: 2011-10-21 09:26:06
Electronics
I²C
Serial Peripheral Interface Bus
1-Wire
Intel MCS-51
Synchronous Serial Interface
EEPROM
Chip select
Serial communication
Microcontrollers
Computer hardware
OSI protocols

Microcontroller Interfacing Techniques Document Revision: 1.01

Add to Reading List

Source URL: www.bipom.com

Download Document from Source Website

File Size: 396,35 KB

Share Document on Facebook

Similar Documents

Clock and Data Recovery for Serial Digital Communication (plus a tutorial on bang-bang Phase-Locked-Loops ) Rick Walker Hewlett-Packard Company

DocID: 1v8XJ - View Document

Communication The Serial Protocol and ASCII Character Codes http://people.seas.harvard.edu/~jones/cscie129/nu_lectures/lecture5/elecmag_tel/morse_tel.html

DocID: 1v4cC - View Document

Clock and Data Recovery for Serial Digital Communication focusing on bang-bang loop CDR design methodology ISSCC Short Course, FebruaryRick Walker

DocID: 1u6lA - View Document

APPLICATION NOTE 1 SERIAL COMMUNICATION CONTROLLER (SCC™): SDLC MODE OF OPERATION

DocID: 1tWYv - View Document

Publishing / Academia / Academic publishing / Scholarly communication / Public sphere / Library science / Electronic publishing / Free culture movement / Open access / University of Chicago Press / International Standard Serial Number / Subscription business model

Dear Subscription Agent: August 2015 The University of Chicago Press Journals Division is pleased to announce subscription rates and policies for 2016.

DocID: 1rqWO - View Document