<--- Back to Details
First PageDocument Content
Electronics / Soft error / RAM parity / Error detection and correction / Dynamic random-access memory / DDR SDRAM / Forward error correction / Data corruption / Random-access memory / Computer memory / Computer hardware / Computing
Date: 2012-04-02 14:58:42
Electronics
Soft error
RAM parity
Error detection and correction
Dynamic random-access memory
DDR SDRAM
Forward error correction
Data corruption
Random-access memory
Computer memory
Computer hardware
Computing

Add to Reading List

Source URL: www.altera.com

Download Document from Source Website

File Size: 361,92 KB

Share Document on Facebook

Similar Documents

ATP TCP Reducing the Latency-Tail of Short-Lived Flows: Adding Forward Error Correction in Data Centers

DocID: 1t0Hs - View Document

Reducing the Latency-Tail of Short-Lived Flows: Adding Forward Error Correction in Data Centers Klaus-Tycho Foerster, Demian Jaeger, David Stolz, and Roger Wattenhofer ETH Zurich, Switzerland {foklaus, jaegerde, stolzda,

DocID: 1sXLX - View Document

Markov models / Error detection and correction / Dynamic programming / Viterbi algorithm / Forward algorithm / Algorithm / Applied mathematics / Mathematics / Statistics / Forwardbackward algorithm

How to Calculate P(O) Calculating P(O) Forward Algorithm Backward Algorithm

DocID: 1rsaS - View Document

Actor model / Concurrent computing

Decoupling RPCs from Forward-Error Correction in Virtual Machines Ike Antkaretoo International Institute of Technology United Slates of Earth

DocID: 1rmL1 - View Document

Error detection and correction / Computing / Convolutional code / Viterbi algorithm / Discrete mathematics / Viterbi decoder / Mathematics / Forward error correction / List decoding / Andrew Viterbi / Algorithm / Turbo code

PROBABILISTIC ALGORITHM FOR LIST VITERBI DECODING by Janani Kalyanam

DocID: 1rlYO - View Document