Back to Results
First PageMeta Content
Digital media / Dynamic random-access memory / RDRAM / Synchronous dynamic random-access memory / Random-access memory / Memory controller / CAS latency / Double data rate / DDR SDRAM / Computer memory / Computer hardware / Computing


Document Date: 2002-01-26 07:51:02

Open Document

File Size: 43,65 KB

Share Result on Facebook

City

Braga / Boston / /

Company

Rambus / Patterson / IRAM Systems / /

Country

Portugal / /

/

Facility

University of Toronto / /

IndustryTerm

memory-intensive applications / message-passing parallel algorithms / computational systems / software levels / normal processor / memory bank / compromise solution / subjacent technology / manufacturing cost / parallel processing / high processing debits / parallel processing elements / memory chips / software techniques / vector processor / co-processor / technology evolution / /

Organization

Institute for System Level Integration / Universidade do Minho / University of Toronto / /

Person

Jacob V / /

Position

major candidate / memory controller / /

Product

RAM / /

ProvinceOrState

Massachusetts / /

Technology

semiconductor / merged chip / DDR SDRAM / RAM / SIMD processor / subjacent technology / FPM DRAM / Parallel Processing RAM Chip / vector processor / 4.3 Multiprocessor-on-a-Chip / Fast Page Mode DRAM / cache memory / message-passing parallel algorithms / SDRAM / RDRAM technology / Random Access / SRAM / html / memory chips / DSP / 386 processor / DRAM chip / Integrated Circuits / RISC processors / parallel processing / same chip / normal processor / /

URL

http /

SocialTag