<--- Back to Details
First PageDocument Content
Johannes Kepler / Johannes Kepler University of Linz / Linz / Design closure / System on a chip / Verification / Kepler / Integrated circuit design / Engineering / Electronic engineering / Electronic design / Design
Date: 2014-06-26 06:44:34
Johannes Kepler
Johannes Kepler University of Linz
Linz
Design closure
System on a chip
Verification
Kepler
Integrated circuit design
Engineering
Electronic engineering
Electronic design
Design

Microsoft Word - Kolloquium Informationselektronik.doc

Add to Reading List

Source URL: fmv.jku.at

Download Document from Source Website

File Size: 31,69 KB

Share Document on Facebook

Similar Documents

arXiv:1404.3465v1 [cs.CR] 14 AprNetwork-on-Chip Firewall: Countering Defective and Malicious System-on-Chip Hardware Michael LeMay∗, Carl A. Gunter University of Illinois at Urbana-Champaign

DocID: 1v4ku - View Document

myCSoC: Design Explorations With Your Configurable System on a Chip

DocID: 1uSVe - View Document

myCSoC: Design Explorations With Your Configurable System on a Chip

DocID: 1uO2g - View Document

Epiphany-V: A 1024 processor 64-bit RISC System-On-Chip Epiphany-V: A 1024 processor 64-bit RISC System-On-Chip By Andreas Olofsson Adapteva Inc, Lexington, MA, USA

DocID: 1uuhM - View Document

myCSoC: Design Explorations With Your Configurable System on a Chip

DocID: 1udjC - View Document