<--- Back to Details
| First Page | Document Content | |
|---|---|---|
 Date: 2013-06-07 22:24:01Intel APIC Architecture Control register Interrupt descriptor table X86-64 Protected mode X86 memory segmentation Global Descriptor Table INT Interrupt flag Computer architecture Interrupts X86 architecture |
| Muen An x86/64 Separation Kernel for High Assurance Reto Buerki Adrian-Ken RueegseggerDocID: 1vdaw - View Document |
| Analysis of Efficient Techniques for Fast Elliptic Curve Cryptography on x86-64 based Processors Patrick Longa, and Catherine Gebotys Department of Electrical and Computer Engineering, University of Waterloo, Canada, {plDocID: 1vaTL - View Document |
| State of the Port to x86_64 April 2017 April 3 , 2017 Update TopicsDocID: 1uUIP - View Document |
| State of the Port to x86_64 July 2017 July 7, 2017 Update TopicsDocID: 1uQVe - View Document |
| x86-64 Machine-Level Programming∗ Randal E. Bryant David R. O’Hallaron September 9, 2005 Intel’s IA32 instruction set architecture (ISA), colloquially known as “x86”, is the dominant instructionDocID: 1toW9 - View Document |