<--- Back to Details
First PageDocument Content
Computer programming / Thread / SPMD / Task parallelism / Data parallelism / Deadlock / Barrier / Lock / PM2 / Concurrent computing / Parallel computing / Computing
Date: 2013-09-13 22:27:52
Computer programming
Thread
SPMD
Task parallelism
Data parallelism
Deadlock
Barrier
Lock
PM2
Concurrent computing
Parallel computing
Computing

Hierarchical Computation in the SPMD Programming Model Amir Kamil Katherine Yelick

Add to Reading List

Source URL: upc.lbl.gov

Download Document from Source Website

File Size: 385,78 KB

Share Document on Facebook

Similar Documents

Microsoft Word - Appendix C - Barrier Island Status Report.docx

DocID: 1vrKp - View Document

1N5711 SCHOTTKY BARRIER SWITCHING DIODE SPICE MODEL: 1N5711 Features ·

DocID: 1vrCt - View Document

Electrical and Spectroscopic Investigations on Atmospheric Pressure Dielectric Barrier Discharge Plasma Anand Kumar Srivastava Birla Institute of Technology, Mesra Jaipur Campus, Jaipur, Rajasthan, India

DocID: 1vqXu - View Document

17-Adhesives, Barrier Paper, pH Pen, Neutral Adh_10-Art Conservation Products ONLY.qxd

DocID: 1vo4v - View Document

Beyond the Nash Equilibrium Barrier ´ Tardos1 Robert Kleinberg1 Katrina Ligett1 Georgios Piliouras2 Eva Department of Computer Science, Cornell University, Ithaca NYDepartment of Electrical Engineering, Georg

DocID: 1vmii - View Document